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PREFACE
A majority of defects found in CMOS technology display elevated quiescent current
magnitudes but still may pass functionality tests. By monitoring this power supply current,
defect coverage can be elevated past the traditional stuck-at-fault coverage. This study
provides a test methodology centered around current supply monitOling. By analyzing
fabrication data, defect models, built-in current sensors, current and delay estimation, test
set generation, and the QTAG standard, a technique is developed for CMOS integrated circuit
testing. A built-in current sensor is presented, which through simulation, exhibits fast
detection time. Novel techniques to enhance this time are also presented.
I would like to thank my advisor, Dr. Louis Johnson, for the encouragement and
guided freedom he has given to me, while researching, throughout this project Also, I wish
to express my appreciation to my committee member, Dr. Chris Hutchens for his guidance
and insight into testing and analog circuit design.
Special thanks to Dr. Carl Latino for serving on my advisory committee and Dr. James
Baker, the former head of electrical engineering, who I feel was very instrumental in my
acceptance in the Oklahoma State graduate program. Thanks also to Dr. Keith Baker of
Phillips Semiconductor Netherlands Division who provided me with the infonnation on the
QTAG standard and Dr. R. D. McLeod of the University of Manitoba for providing me with
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looq testing or Current Supply Monitoring (CSM) has increased in populmity as an
effective technique for detecting defects in CMOS integrated circuits. These defects in many
instances are undetectable by the classical stuck-at fault model. Thus, Iooq testing is a
powerful test technique to improve the fault coverage and to detect defects that are hard or
impossible to detect using traditional voltage methods [1]. Iooq testing is performed by
measuring the power supply current that exists after the logic states have settled and the
circuit is in a quiescent mode. In a full CMOS fault-free circuit this cunent is negligible since
either the NMOS or PMOS transistor group is off and the output has reached a voltage rail.
The circuit does contain some junction leakage current with magnitudes in the range of
nanoamperes to tens of microamperes depending on circuit size. However, in the presence
of various physical defects the IDoq current will increase by a few orders of magnitude[2].
Even though the circuit shows elevated Iooq the circuit can produce the COll'ect logic
output during functional testing. Figure 1.1 shows the IDDq and the output voltage for a faulty
Boundary Scan cell developed in [3]. Note that the IDDq fault is excited only under certain
input values. Some other defects may produce high IoDq values always independent of the
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Figure 1.1 (A) Iooq (B) Output Voltage of Boundary Scan Cell [3]
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path. As seen in Figure l.IB, the correct output voltage is exhibited under all input patterns,
however, lise and fall times are degraded. Since correct output levels are achieved, Iouq
testing can be applied to truly know the "health" of the integrated circuit. Even though these
circuits passes traditional functional testing, they have been shown to fail more fl1equently in
life then nonnal Ie's [4]. This raises reliability issues especially in critical applications like
medical and aerospace.
IC foundlies hav,e utilized off-chip Innq testing as pUt1 of production testing since the
mid 70's [5-6]. These off-chip sensors are limited in speed due to the large time constant
associated with the total chip capacitance. Other factors that degrade off-chip Innq sensors
include (1) the pulse width of the CMOS IC transient cun'ent, (2) the impedance Loading of
the tester, (3) cunent leakages into or out of the tester, and (4) the high noise environment
of the load board [5]. Maly states [7], "the best rate of off-chip current testing still is, and will
be, much slower than the rate which can be achieved by the nonnal 'voltage Oliented' testing
technique". A much higher rate can be achieved by a built-in CUtTent sensor (BIeS), where
the sensor is located on-chip. This falls into a self-checking philosophy which can be
integrated with other built-in test strategies which is pm1icularly useful in high density packing
such as multichip modules (MCM's). With built-in sensors and appropriate partitioning of the
cifcuit, an increase rate of testing as high as two orders of magnirnde can be achieved [8). In
this thesis a new BICS is designed and an environment for using it is developed. Recently,
however QTAG headed by Dr. ~eith Baker at Phillips Research Laboratories have tried to
develop a standard for current testing using off-chi:p current sensors. This will be dealt with
in Chapter 7.
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1.2 Built-in Current Sensing
Since the sensor is to monitor supply current there are two possible locations in
relation to the circuit-under-test (CUT) as illustrated in Figure 1.2. Large circuits can be








Figure 1.2 Possible BICT Connections to CUT
the CUT ground node is at a vutual ground. TIms, there are two noisy supply lines. If the
BICS is between Vdd and the CUT then there is one clean ground line but some of the
leakage cun'ents to ground will go undetected. The choice for on-chip sensor is usually
between the CUT and GND and the choice for off-chip is usually between Vdd and CUT. The
on-chip sensor causes an increase in parasitics which cause a perf01mance degradation unless
the HICS can be disconnected from the CUT after testing. This can be accomplished at the
expense of extra pin counts.
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Some characteristics of the BrCS should be:
1. Testing speed should be fast
2. Minimal Performance degradation
3. Small silicon area
4. High current resolution
5. Minimal voltage drop due to the BICS
6. Ability to sink the high transient current
One through five are self-explanatory. Six is described below. Transient power supply
current is the em-rent when the logic levels are in transition. This results in a shOtt-circuit
current and the current required to charge and discharge the capacitance. The latter is usually
the dominant term [9]. This CUlTent is shown in Figure 1.1. It is a function of clock waveform
and frequency, timing skew, load capacitances, and input wavefonTIs [10]. Peaks magnitudes
can reach several hundred milliamperes. The sampling of supply cunent can be done any time
after the current tail has reached a fixed low-value of cun'ent for the fault-free case [11]. The
BICS must sink this current quickly or long delays times will result. However, the sens01'
must be sensitive enough to distinguish small current differences and determine when the
current tail has ended. In order for this to occur, some fmm of clocking must be present
which adds area. If this clocking is tied with the system clock, it could slow down the CUT.
Some BIeS do not use clocks but monitor through the transients. Thus, the output is a fault
when the transient occurs and then the output changes in fault-free cases.
1.3 A Testing Environment
If, in the presence of a defect, different circuit behavior is exhibited than in fault-free
case, then by testing for this, one can detennine ifa defect exists. However, to know what the
defects and their characteristics are one must look at the fabrication process. To develop a
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test set to test for these defects accurate fault models must be developed for these defects.
The traditional stuck-at fault model does not accurately depict most defects in CMOS circuits.
From accurate fault models, tests sets must be developed and then collapsed into smaUer test
sets if timing constraints are required. 111ese test sets will then be applied to the circuit at the
wafer, board, and system level. Thus, a testing environment encompa..'\ses the following:
1. Knowledge of defects and behavior
2. Accurate fault models of these defects
3. Minimum test sets for detection of these defects given a desired fault coverage
4. Sensors to detelmine the outcome of these test sets
5. Rules to facilitate this testing
In this thesis a new built-in current sensor is presented which attempts to combat
previous reported BICS pitfalls and an environment in which to use this sensor is developed.
The rest of this thesis is organized as follows. Chapters 2 gives an overview of CMOS defects
and their detectablility by Iooq testing. Also rules to facilitate current testing with be given.
Chapter 3 describes previously reported BICS and their strengths and weaknesses. Chapter
4 presents the new BICS developed by these thesis. Also Current Profiling, which is used to
increase the functionality and test speed of the BICS, is explained. Chapter 5 demonstrates
a method to determine maximum transient current estimation and delays in CMOS circuits.
This is needed since the BICS of this thesis is clocked and a determination of the dynamic
cun'ent tail is necessary. Also a novel method to improve test time based on cunent profiling
is developed. Chapter 6 repOlts previous test set generation methods for IODlj testing. Chapter
7 explains the new QTAG standard being developed for IoDq testing. Chapter 8 gives insight
into the future direction for IODq testing.
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Chapter 2
CMOS Faults and Fault Models
2.1 Fabrication Process Assessment
Any good fault model should accurately predict the behavior of the fault. It is widely
accepted that the stuck-at model (a node stuck-at one or zero) for most CMOS defects does
not [12-14]. Since faults are just behavioral properties of physical defects caused by the fab.
process, the logical starting place for developing accurate fault models is at the fabrication
leveL Researchers at Carnegie-Mellon developed the idea ofInductive Fau]t Analysis [15]
which consists of three steps:
1. Physical defect generation from statistical parameters of the fab. process.
2. Determination of circuit level faults caused by these defects.
3. Classification and ranking of these fault types.
In IFA, each spot on the wafer is characterized by a mask vector consisting of l's and O's.
These correspond to each physical layer either being transparent or opaque, respectively.
Defects are generated by changing the value of one vmiable in the vector, from statistical
analysis, and interpreting its impact at the logic level. The faults are then classified and ranked
according to their likelihood of occurrence. This is significant information because your test
set generation should be geared toward detection of the most predominant fault. It was
detennined that blidging faults account for the most number of detects [15]. However as
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transistor sizes shlink, gate-oxide sholtl\ seem to be the major defect [16-18]. The rest of the
chapter attempts to explain the Gate-oxide short (GOS), the floating gate and open, and the
bridging fault models. Following this will be a set of rules to facilitate looq testing.
2.2 Gate-Oxide Short
Gate-oxide shorts been have shown to have increased IDOl, levels but may not ]ose
functionality [16-18]. GOS's can degrade with time an eventually cause failure. Thus, for
reliability purposes IOD,! monitoling is necessary. A gate-ox.ide ShOlt is an electrical connection
fi-om the gate to the channel Of source/drain regions. Thus, there is an undesired current path
though the gate-oxide. GaS's can result from lithography defects or electrostatic discharge.
Most GaS's are likely to be found between the gate and channel [18].
The circuit prope11ies of GOS's were analyzed in [18]. It was found that for an NMOS
a non-linear IV characteristic occuned for the pnjunction of the n-doped polysilicon gate and
the p-well short. Ohmic IV characteristics arose form shorts between the n-doped poly and
the n-diffusion. For the PMOS non-linear IV characteristics arose form the n-doped gate to
p-diffusion; However, n-doped gate and n-doped substrate did not produce ohmic but a non-
linear relationship. This may be from the combined influence of channel inversion and the
space charge between the inverted channel and substrate [18]. When the GOS is sensitized
abnonnal IODq levels results. In [16] a lot of CMOS 8085's with GOS's were evaluated. 14 out
of 15 failed the Iooq test but passed the functional test. These lnoq levels were several orders
of magnitude above the nOlmal values.
In Figure 2.1 [14] a GOS circuit level fault model is shown. The model consists of








Figure 2.1 Gate-Oxide Short Fault Model
channel. This has a threshold voltage, a breakdown voltage, and forward and breakdown
resistances. Rs is the contact resistance of the short. Two transistors are created where the
balTier splits them. This is dependent on the location of the shOlto The two new transistors
have beta's that are dependent on the location of the barrier divided by the parallel
combination of their beta's values. From this model the Iooq value is larger when the fault is
located closer to the source. However, only for large values of Rs, will the defect be
undetected by Iooq testing. A circuit of three inverters [14] was created and once again, the
GDS faulty circuit produced correct logic levels but exhibit.;; an IDDq 3 or 4 orders of
magnitude higher then nOlmal. Consult [16] for a more advanced GOS model.
2.3 Floating Gate and Opens
When at wanted connection is missing an open occurs. These opens have various
analog and time dependent behavior [19-21]. An open at the output can cause sequential
behavior in a CMOS gate. Some opens will not have elevated IDDq levels. This is dependent
on the steady-state values of the p and nMOS transistors. Thus, IDDq levels may be observed
after some time. This, time may be longer than the test set time. However, if the node was not
driven out of it's high impedance state while settling, the fault can be detected by IDDq
testing[19].
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One specific type of open is an open in the poly gate path. This is known as the
floating gate defect Some floating gate transistors may turn on transistors that should be off.
This can cause elevated IDDq if it lies in a path from Vdd to GND. The floating gate voltage
depends on the coupling capacitances of the transistor device and on the SUIl'OllOding
circuiuy. Thus, the behavior of the transistor is dependent on these values. The following
model for the floating gate witb implications 011 IDoq, testing was developetl ill rJ4] and
repeated below.
Figure 2.2 shows the transistor floating gate coupling capacitance, where
1. Cgso is the capacitance of gate-somce overlap
2. Cgdo is the capacitance of gate-drain overlap
3. Cpb is the capacitance of the poly-bulk. It depends on the length of poly
path. Thus, is dependent on the Location of the open.
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Figure 2.2 Capacitance associated with floating gate
To estimate the induced gate voltage, the extrinsic capacitances surrounding the floating gate,
the charges induoed in the gate, and the gate oxide charge must be considered. If you find the
charge equation at node G and set it equal to zero and include the charge induced at the gate




Where QB is the bulk depleted charge, QI is the channel inversion charge, and QO is the
effective charge in the oxide. From the above equation, if Cgdo or Cm» increases Vg increases
and if Cllb or Cgso increases Vg decreases. c:;,,, and ~ll)l are location dependent and if C"h is
large, the transistor may always be off regardless of C
lIlr
• Also, there is u linear relationship
between the Vg and Vm and Yd. Thus, the amount of current is dependent on the floating
gate caps. and its operating region. If you take Vd=Vm= 5v then, for the same Cmp and for
higher values of Cpb the gate voltage and quiescent cun'ent decrease, for the same value of Crb
and higher Crop, the gate voltage and quiescent current increase. If Cmp doesn't exist the model
still holds with zero values for Cmp'
For the floating gate to be [DDq testable, the Cmp and Cpb must have value necessary
to turn the transistor on. If this is the case the correct input pattern must be applied to the
gate which cases a conduction path from Vdd to GND. Since, the gate voltage is highly
dependent on the capacitances the expected fablication parameters must be analyzed to
ensure Inoq testability.
Other opens were studied in [20-21]. It was found that signal coupling across breaks
caused byelectromigration appears to be directly related to the Fowler-Nordheim tunneling.
For a floating input attached to a weD or substrate though a reverse biased diode, the voltage
will float to the substrate potential in an amount of time dependent on light and temperature.
2.4 Bridging Faults
Bridging faults are undesired electrical shorts between two or more lines. These can
be at the transistor node, I/O of a logic gate, or to a power rail. ll1ese defects exhibit linear
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or non-linear behavior. The ones with non-linear behavior are GOS's, soft pn junctions, and
transistor punch through. Linear shorts have an impedance value which is dominated by the
resistive term. Thus., the bridging fault can be modeled by a resistor. This is different than the
typically assumed zero impedance. Thus, the defect behavior is determined by the relative
impedances in the driving stages and the relative impedance of the bridge resistor which may
be considerably different [22]. It has been shown in [22] that for resistive blidging to inputs
of gates, an excessive IDDq can be measured up to about 50K while the stuck at fault model
is only good until about 5K. For resistive transistor stuck-ons, these values are about the same
however, a large delay is exhibited below lK. For resistive stuck-open transistors, the fault
is undetectable by both methods. However, above WOK an excessive delay and a fine IDDq are
exhi.bited.
Depending on the circuit topology and the location of the bridge an anomalous reverse
conduction can occur [2]. If the body of the transistor is not connected to the supply rail but
connected to the source, then there is a chance, in the presence of a defect, that the drain
voltage will be lower than the source voltage. Thus, the drain-substrate junction is fOfward-
biased and a low resistance is formed between the drain and source through the substrate.
This cunent can cause permanent failure of the device.
2.5 IDoq Testing Rules
There are circumstances in which IDDq will not give correct test results. These cases
are usually due to some sort of charge sharing, floating nodes, or other undetectable faults
masking other detectable faults. Also BiCMOS or any logic which has a higb quiescent
current and some sequential logic which has feedback control loops are two other topologies
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that are undetectable by Iooq testing. Even though these circuits are not detectable by Iooq•
large portions of the circuit may be. Therefore, partitioning may be necessary. A set of design
rules to ensure the proper use of [lJDq testing is given below [23].
I.The gate and drain nodes of a transistor cannot be in the same transistor
group. (A transistor group exists after partitioning the circuit under certain
rules.)
2. DUling steady-state operation, no Vdd to GND connection may exist.
3. During steady-state operation, each output of a transistor group must be
connected to Vdd or GOO through a path of conducting transistors.
4. There are no control loops among transistor groups.
5. The bulk must be connected to a supply rail.
6. During testing, each primary input must be controlled by a strong power
source whose current is also monitored.
Rule I excludes the possibility of self-control inside a transistor group. Rule 3 disallows
charge sharing or retention. Rule 4 excludes the possibility of a loop regenerating to a value
because it does not have a input source. Thus, no faulty Iooq will flow. Rule 5 excludes
anomalous reverse conduction. Rule 6 excludes faults in the driving circuitry. Remember in
built-in cuneot sensing the large cunent in the ddvers is not sensed. Therefore, testing time
decreases .. However,. bridging faults that exist between two plimary inputs are not Iooq
testable unless the driver cun-ent is monitored. BIidging fault between plimary inputs and
other nodes are IDOq testable. Whatever, topology the device under test uses, with careful





A list of guidelines for high-pelfOlmance built-in CUlTent sensors was given in Chapter
1. IE must sink large transients currents but, be able to turn smaller IDDq magnitudes into
detectable voltage levels. The voltage across the BICS must be small such that the voltage
swing of the DDT is large enough not to degrade noise margins below an appropriate leveL
It must be semi-insensitive to the virtual ground line capacitance otherwise large time-
constants increase the test speed above an appropriate leveL These and other factors will be
considered when examining BICS architectures. The basic idea of a BICS is shown in Figure
3.1. The rest of this chapter presents BICS in the recent literature. It is by no means an






Figure 3.1 Generic BICS
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3.2 Maly & Patyra BICS [24]
Figure 3.2 shows tbe circuit diagram for the Maly and Patyra BICS. The Ml. M2
mirror sets the tail current in the M4-M7 differential amplifier. n1e input to the diff. amp
comes from a Vref and the voltage drop across the Bipolar device. The base voltage of the
BIT is set by a circuit breaker. Thus, when the current in the DUT is large and the ViltUal
GND line voltage rises above a celtain level, the BIT turns off. The BJT turns on when the
virtual GND line voltage is below a celtain level and the current flows through the diode
configured BIT. This circuit is based on the same idea as one used previously by Nigh and
Maly [25] to test an ALU except that the differential amplifier was replaced with a cross-
coupled latch and the circuit breaker consisted of less control logic.
.. Iref
Figure 3.2
3.3 SheD et at BICS [26-27]
DUT




Figure 3.3 shows the circuit diagram for the Shen et al. BICS. The diode, which is
made of the source and a pweU of an NMOS, sinks the large transient current. Thus, the
voltage drop during peak currents will not exceed .65 volts. The rest of the ciDcuit is similar
to a bit line sense amp. This BICS is docked with a two-phase non-overlapping clock. The
15
Figure 3.3 Shell et al. BICS
clock isolates the amplifier from the input node in the transient state amI prevents the OUT
fi'om being affected by the intelior signals of the amplifier. DUling CLK1, the voltages pass
through to the latch. DUling CLK2, the latch is tdggered and the output settles depending on
the difference in the input voltages.The clock must be non-overlapping because an error may
result if the PMOS controlled by CLK2 conducts before the voltage values on the inputs of
the cross coupled invelters are isolated from the DUT and Iref.
The BICS has been repOited to have a 2ns detecting time [26]. Figure 3.4 verifies this
in SPICE. The detection time is defined as the time CLK1 is high. This is also known as the
sampling period (CLKI=l) which only has to be for 2ns. This is the time needed after the
input nodes on the cross-coupled inverter has settled. However, the sampling period cannot
start until the transient has died out This is govemed by the amount of capacitance on the
ground line and the resistance of the NMOS. Therefore, the total operational frequency
depends on the virtual ground line discharge time, the sampling time, the window between
non-overlapping clocks, and the evaluation period (CLK2=O). The time, however, is reduced
due to pipelining. The test is nm so that the output value displays the results of the previous

















Figure 3.4 SPICE Results showing a 2ns detection time for Shen et. al HIeS
synchronized with CLK2; Therefore, the transient will have a longer time to die out.
A fabricated chip was designed with this BICS [27]. Static and dynamic tests were
performed. In perfonning the static test an input vector was applied to the pins and how fast
CLKl and CLK2 could be clocked and still get correct results was detelmined. This is not
a true test since the transients have already died out. In the dynamic tests the inputs were
17
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changed every clock cycle. It was shown that the BICS operating speed was only 2Mhz. This
is a very different result from the claimed 2ns detecting time or the 33Mhz operational
frequency of the static test. The test chip had six implanted defects. Only four could be
detected by the BICS. The two defects that passed did not produce a high enough Iddq to be
detectable. Also false alarms happen when the Iref was taken to be less the 23uA.
Tllis BICS is llighly dependent on the virtual GND line capacitance. The circuit could
be partitioned so that an ideal ground line capacitance can be found. However, other
strategies should be explored. Also, it was reported that the OUT speed degraded by 15%
due to the voltage drop across the BICS [27].
3.4 Hsue and Lin BICS [28]
Figure 3.5 shows the circuit diagram for the HsuelLin BICS. Unlike the Shen et a1.
BICS this one does not require a clock. The diode under the DDT is used as a current sink
and a voltage-to-cun-ent sensor. The other diode is used to provide a reference voltage so that
a diffel;ence between the faulty and the reference IDOq is measurable. M4 and M5 will set the
gate voltage depending on the desired Inoq level in order for this cuo'ent to flow through M6
and M13. M8 and M7 form a current source invelter. Thus, depending on the gate voltage
of M8, node 17 will be set to a certain value which will be the input to the M9,M 10, M14-
MI6, diff. amp. Node 20 should stay constant depending on the Inoq limit. Node 23 is the
output of the diff. amp and the input of the cun-ent sink inverter M17-MI8. The output, node
24, will then be amplified by two push-pull inverter(not shown). M17 and MI8 stabilize the
quiesoent voltage at node 24 regardless of the supply voltage changes. The drain of M 17 will
18
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Figure 3.5 Hsue & Lin BICS
follow the change in supply voltage. Thus, the Vgs of M 17 is stable. The output of the BICS
produces a pass/fail 110 output. The speed of the sensor to produce a non-fault output when
the current in less than the Innq limit, determines the speed at which IDnq testing can be
perfonned. Since this circuit is not clocked the transients are compared. Thus, the output will
show a failure until the transient dies out and a change to a pass occurs if the circuit is fault-
free. Figure 3.6 show the SPICE results for this BIeS. The delay is 125ns. This matches the
lOOns repOlted. The difference is probably due to the different sensitivities of the push-pull
inverter. They also have the diff. amp biased around the inve11er trip voltage. It is pertinent
to point out that the value of the Iooq limit sets the speed of the B1CS. If the value is lower
it will take longer for the wtual ground line to discharge. Finally a negative pull down voltage
of -.5volts is supplied, so that the viltual GND node will be zero volts which in tum will not
slow down the DUT. This circuit too is highly dependent on the GND line capacitance.
3.6 Singh and Hurst BIeS [29-30]















Figure 3.6 SPICE Results for the delay of the Hsue/Lin BICS
Figure 3.7 Singh and Hurst HIeS
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sensor uses the same basic idea as the Shen et al BICS, however, it is now in the form of a
dual-input sensor. The purpose of which is to cancel out the capacitive discharge currents of
each DUT's vumal GND line capacitance. Thus, IDDq measurement can be taken before the
virtual GND line capacitance has fully discharged. Note, however, the tral1sient only has to
die down enough for the minimum delta V difference of the comparator to work. This means
that the virtual GND Hne capacitance and the length of the transient.;; currenl~ must closely
match. This can be achieved by adding additional GND line capacitance and extra switching
gates respectively. Tllls BICS is clocked and it uses the same non-overlapping clock as Shen
et at Testing is can-ied out as follows. Iren is turned on and Iref2 is off. Vectors are then
applied to both DUT's to detect faulty IDDq level in DUT2. The opposite is done for testing
of DDTl. Testing speed was measured as 3 times as fast as the Shen et al. BICS with the
same DUT at a GND Line cap. of 15p [29].
This dual BICS architecture seems to be a novel solution since transients cancel. If
pulse widths between DUT's increase, then the nICS detection capabilities decrease except
for small GND line caps. Also, the tolerance for the difference in GND line capacitance goes
down as the testing speed increases.
3.7 Brown and McLeod BICS [35]
Figure 3.8 shows the Brown/Mcleod BICS. It consists of a control loop, a reference
generator, and a differential amplifier in the cross-coupled latch. The voltage drop in this
BIeS occurs at the Vdd line so as to not degrade the noise margins near GND. The circuit
works as follows. Diode D 1 provides current to the OUT. The current necessary will create
a voltage drop across the diode. This voltage is feed into a current conveyor made up ofM2
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and MI and the cascode minor. The common base (M9) sets a maximum level and provides
a better ac response. As the properties of the current conveyor state. the voltage drop across
D I with be the same as D2 and the current out of D2 will equal the current out of D1 that
does not go to the DUT. Thus, the voltage drop across 01 sets up a current which is min'ored
to M5 and M 12 and then again mirrored to M7. This CUll'ent is dependent on the Innq level.
This current and the reference cunent go through to the cross-coupled sense-amp latch for
comparison. Note, with the many mirrors and the scaled diodes, precise matching is necessary
as to not mask the faulty IDDq• No mention of this was discussed.
Simulation results were performed with a load circuit of approximately 4500 minimum
width transistors. It was shown that the time from the InDq of the DOT to fall below 40u to
the time the current in the control loop fell below 40u was 28ns. This added to a detection
time of 36ns, bringing the total time to 80ns. Thus, 80ns after the DUT is being tracked by
the control loop a decision can be made about the IDDq level. Although a pelformance
Figure 3.8 Brown and McLeod BICS
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comparison in [31] shows that it perfonTIs better than Shen et ai., a differential architecture
such as SinghIHurst BIeS would improve the overall delay in evaluating the faulty IoDq'
3.8 Integrating DICS
The final three BICS reviewed integrate the charge from the IDnq in some way. Miura
and Kinoshita £32] integrate the dynamic and static CUlTents and compare it to a reference.
This is achieved by turning the monitored cunent into a voltage and depending on the time
it is above a certain level an integral part of the circuitry is working. This circuit requires
precise transient behavior for each applied vector.
Rubio et al BICS [33] integrates only the Iooq. The curet is fed into a capacitor. If the
voltage that accumulates is above the threshold voltage of a transistor, a node gets discharged
else it stays the same. Segura et aI. BIeS [34] claims to be able to detect for opens that are
not detectable by looq testing. This is achieved by integrating the total charge from both the
static and dynamic ClliTent. However, as the transient cun"ent increases the reference capacitor






When designing the proposed mcs, the advantages and pelt'oJ1nunce limiting effect..
of the recent BICS's in Chapter 3 were taken into consideration. It was decided that a
differential architecture[28-29] has the potential for a faster Iooq testing speed due to
capacitive discharge cunent canceUation. Note, a differential BIeS (Figure 3.7) can produce
a faster result then a single sided BIeS when there is no fault. A single sided BICS, where the
Iooq is comp,ared to a reference, is faster if there is a fault because the bOIl is already above
the referenoe. However, when there is no fault it must discharge the virtuaillode capacitance
until the IDDq is below the reference. This is another instance where the IDDq reference sets the
speed of the BICS. When there is a fault in the differential BICS, since BICS both sides have
an JDDq, one faulty and one not, and the fault free side has a reference cunent added to it, if
the difference between the fault-free and faulty TI)J)(I level is close to the reference current
level, the voltages on the virtual GND capacitances will not diverge away from each other
quickly. This may allow the single sided HICS to perform better in some situations and is
dependent on the faulty IDfDq current and the magnitude of the virtual node capacitance. The
thesis proposes a novel solution to this problem by current profiling which is discussed in
more detail in Section 4.2 - 4.4.
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4.2 Vdd line Monitored Differential BICS
The BleS proposed in this thesis is shown in Figure 4.1. It adopts the differential
architecture proposed in [29-30] and the Vdd line monitoring in [31]. It works as follows:
diodes Dl and D2 provide the CUlTent to DDTI and DUT2, respectively. (As stated in
Chapter 3, DUTl and DUTI are divided pieces of the total DDT that ideally match in with
respect to the vi:ttual Vdd line capacitance.) Whatever, the magnitude of the transient and
static CUlTents are, a proportional voltage will be setup at node 2 and 12. A diode is used so
as to limit the voltage to node 2 and 12 to about 4.3 volts, for a 5 volt supply, regardless of
the magnitude of the transient current. After the transient has died, the node voltages on 2 and
12 will assume a voltage that is proportional to the IDDq level of the DUT. These voltages are
fed into the sources of M2 and M Ii which fonn a common-gate differential pair. A
proportional current flows out the drain of M2 and Ml and is fed into a sense amp with a
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Figure 4.1 Proposed BICS
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necessary and has been removed. An amplified difference of node 2 and node 12 is now set
up across node 7 and node 8. The initial difference is given below:
VS-V? grnJ
V2-V12 gmp-2go11
Where gm2 is the small signal transconductance of M2 and ~J1 is the drain-source conductance
ofMll biased in the triode region and gmp is the tranconductance of MS. MIl is then turned
off and the cross coupled latch uses positive feedback to amplifier this difference again and
provide a power rail voltage output. MIl, M3-MlO, Ml2 are similar to a clamped bit-line
sensed amplifier developed in [36] except M3-M6 in the BICS circuit were replaced by two
transistors biased in the triode region.
As a briefexample, ifone wanted to test DUT1, the reference current flowing out of
node 12 will be turned on and its magnitude will be some IDDq limit The reference out of node
2 will be off. Tests vectors would be applied to both DUTI and DUT2. The transients
currents pulled by DUTI and DUT2 will probably clamp the node voltage at 2 and 12 at
about 4.3 volts. After the transients die the node voltage at 12 will diverge to a value
proportional to the IDDq reference level. Node 2 will diverge to 5V if the IUDq is ideally zero.
If the IDDq of DUTl is above the IDDq value, it will diverge to a voltage proportional to the
faulty current. As one can see, the speed at which these voltage diverge away from each
other is dependent on the reference current for the fault-free case or dependent on the
difference between the faulty IDDq minus the reference current for the faulty case. Of course
the total speed that they both diverge from 4.3 volts is dependent on the virtual Vdd line
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capacitance.
If there is a fault, node 2 will be less than node 12. Thus, more cUl1'ent will flow in M1
than in M2. One observation is that the body effect helps in this situation. Since the source
voltage of M2 is more negative, its threshold voltage is less than that of MI. Thus, M2's
current is less than that of MI's not only by the difference in source Voltage but also the
difference due to the threshold degradation. More CU1Tent is fed into node 6 than node 5. This
ac current will flow into the lower impedances of Mr and Mr and will set up a voltage
difference across node 8 and 7.
4.3 Small Signal Analysis
The differential pair Ml and M2, as stated previously, sets up the initial condition
between node 8 and 7. The gain from node 2 to node 5 is just gm2 divided by gmlO' The gain
from node 5 to node 8 is just gmlO times Rlltrio<!e' Multiplying these two gains the initial
condition is found (previously given in Chapter 4.2). The rest of this chapter focuses on the
cross-coupled inverter.
Transistors M3-M11 make up the cross coupled invelter. Transistors M3-M6 can just
be modeled as a resistor (ROSa!) when a differential signal is impressed across node 5 and 6.
The circuit is now just a regular cross-coupled inverter with high resistances between the
nFET sources and GND. The cross coupled invelter has a reset time associated with tuming
on Mll, and a regeneration time associated with tuming off MIL Since resetting occurs
during the transient and the onset of capacitive discharge, sufficient time for resetting is




Figure 4.2 shows the small signal model iUsed to calculate the loop gain. The circuit
is in the regeneration mode, MIl is off, which disconnects node 7 and 8. To find the 'reset'
small signal model, MIl shouid be modeled as a resistor between node 7 and 8.
Figure 4.2 Small Signal Model CC Inverter
Looking at node 8, there is a pMOS and an nMOS with source degerenation to GND. Thus,
the equivalent transconductance is just gmp (small signal transconductance of M&) and the
equivalent resistance is just Rop (small signal drain source resistance of M7). Finding the




Where Cs = Cg =C7• The regeneration time at which the latch comes out of its metastable
state is inversely proportional to the gain-bandwidth product (GBP) [37]. To increase the
GBP a minimum length pFET should be used. Note, the bandwidth of a regular cross-coupled
inverter is larger than this one with source degeneration in the nFET. However, u'ansistors
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M3-M6 are used to remove the latched voltage outputs at node 8 and 7 from influencing the
voltages at nodes 2 and 12 because of lambda effects.
If a time domain analysis is performed on Figure 4.2, the time for node 7 and 8 to
reach a logic level given an initial difference is:
T =~ln VLogtcLevel
reg Vgmp Ie
The initial condition was derived in 4.2. If the initial condition is small the regeneration time
increases. This may be unacceptable for celtain testing frequencies. This non-regenerative
nature forms the basis of current profiling.
4.4 Comparison P:erformance
This section compares the proposed BICS against some of the recent BICS presented
in Chapter 3. It attempts to recreate the testing environment that was decried by other
designs. The first comparison will be made against the Singh/Hurst BICS. [29-30] In Hurst
thesis [29], he compared his BICS to Shen et a1. [26-27] by measuring the time to detect a
no-fault. A transient of 5ma that lasted for 16ns with Ins lise and fall times and IDDq
2.5pP lOpF 25pF 50pF lOOpF
Proposed 45MHz 43MHz 40MHz 37MHz 35MHz
Hurst [29] 40MHz 40MHz 37MHz 37MHz 30MHz
Sben[29] 25MHz 17MHz 10MHz 5MHz 2MHz
Table 1 Hurst Sensor Comparison
29
-
reference of 80ua will be assumed. The point where a constant latch sensitivity was achieved
was measured and 4ns was added to allow for sampling and regeneration. Table I shows the
results of varying the Vdd cap. SheD eta!. is included even though truly, the comparison
should be done at half the value of Shen et al. cap since the other BICS are differential.
The Hurst BICS is very close in speed to the proposed BICS. His speed is
proportional to the difference between RC time constant composed of a GND line cap. and
a transistor in the linear region. The proposed BICS speed is propOitional to the difference
between the RC time constant composed of a Vdd line cap. and a linear u·ansistor.
Note, that the frequency reported in Table I is for a given transient. Thus, the DDT
sets the frequency of BIeS operation. More pelfOlmance results for different transients for
the proposed BICS is given in 4.5. Also, the comparison in Table I is for the fault free case.
As discussed before the faulty case is were the differential BICS can have increased delay.
The proposed BICS is now compared to the BrownfMcLeod [31] BICS under the
conditions in [31] .. A Vdd line cap of 94pF and a reference cutTent of 40uA were used. The
u'ansient wavefOim used is shown in Figure 4.3. On the last transient a faulty Iooq of 50u was
applied. The Brown/Mcleod BIeS needed 80ns before a decision could be made. The
proposed BICS needed only 56ns before a measurement can occur (MeO) as shown in Figure
4.7. This was only possible for the faulty case when the reference current was timed so that
it was applied after the transients died out otherwise the other BIeS showed a better
detection time.
If a reference current is pulled out of the diode on one side and no cun'ent is pulled
out of the diode on the other side, the diode voltages diverge from each other faster. If a
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reference current is pulled out of the diode on one side and a faulty IDnq is pulled out of the
diode on the other side, that have around the same magnitude, the voltages across the diode
will diverge away from each other slowly. This slow divergence time is more pronounced for
large Vdd line capacitance. Thus, to combat this problem timing the reference CUrTent could
be used, where the reference current is not applied until after the transients die out. This
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Figure 4.3 Proposed BICS SPICE Results under a 94pF cap and lOOmA transient
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When the latch does not regenerate, testing does not have to be slowed down until
regeneration occurs. The fact that it does not regenerate in a celtain time interval means that
the reference is close in magnitude to the IODI) level. Current profiling can be used to detect
these times.
4.5 Current Profiling
In current profiling, the MIl is switched on and off constantly throughout the
transient and after it dies out. Using the equation for regeneration time in Chapter 4.3, a time
limit can be decided based upon the Iooq difference set. For example, if a detectable difference
between the OUT's of 10uA is desired, then regenerate, if under do not Now find out, based
upon lOuA, what the initial condition will be and the time it takes for regeneration.. This will
be the clock period. If no regeneration occurs then the Iooq difference is below IOua. In this
situation there is no need to use a reference current. Since both OUT's CIUTent should be the
same, the latch should never regenerate within the time intervaL A reference CU1l'ent could be
used to detellnine how much of a difference does exist if there is a fault. Figure 4.4 shows the
Iooq current of both DUT's and the latch output. This output is a current signature for the
applied input vector. The signature would be different if a reference current was useo. In
current profiling the reset time needs to be as fast as the regeneration time so that more
sampling can occur. Thus, a minimum geometry MIL transistor may not be the best solution.
CUlTent profiling can also detect mismatch between the Vdd. cap and may detect
transient mismatch. For the detectable cun'ent values given certain comparator characteristics
see Appendix A. If there is a mismatch between the Vdd line caps or transients of the two
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Figure 4.4 Current Profiling (A) OUT's IDD (B) Latch Output Signature
still have to increase because a faulty IDDq may get masked due to different capacitive
discharge currents. Therefore it is still necessary to keep these fairly close.
Current Profiling is a novel solution to increase test time and to wisely equate the
situation of non-regeneration into observable infonnation. From cun'ent proming a library of
current signatures can be constructed based upon simulation or a known good die. Then
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deviations from these signatures could mean failure, Vdd cap mismatch, or even a delay fault
4.6 Mismatch Effects
Any mismatch in the transconductance, conductance, parao;;itic capacitance. threshold
voltage of the transistor's or the load capacitance causes undesirable effects on the
metastability [38]. The equation for regeneration time is now dependent 011 mismatch as well
as the initial condition. Careless layout can result in mismatch due to fabrication gradients in
the different layers. In the proposed BICS matching transistor pair include M I-M2, M8-M9,
Mr-Mr,and M3-M6. Layout techniques for better matching are summa.rized below [39-40]:
1. Transistors should be laided out in Fingers
2. Matched pairs can be common centroided
3. Further matching occurs with inrerdigitizing
4. Dummy transistors added so both sides of match transistors see the same
thing to prevent etching errors.
5. Match transistor should have same orientation.
Since close to minimum geometry is used for M9-Mr it is hard to layout in fingers or
common-centriod, however the transistor could be made larger to facilitate this. M3-M6
could be interdigitized because, above a certain degree of mismatch a negative impedance can
occur [35] (See Appendix B). MI-M2 should be common centroided. All transistors should
have the same Olientation and etching effect should be minimized.
As for the mismatch in the Vdd cap. once the DUT is split in two a good extractor
should be used to determine the two Vdd caps. The difference should be added to the small
one under the same conditions as the greater Vdd cap. This means that perimeter and area
ratio should match [41] and the effects of etching should be minimized by allowing both Vdd
lines to see the same thing.
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Chapter 5
Current and Delays in CMOS Circuits
5.1 Transient Current and Delays
Since the proposed BICS pl'esented in Chapter four is clocked, delays must be
evaluated. Even when CUlTent profiling is employed, the delay until the transient dies out must
be known. Then, an additional delay needs to be added before the application of the next test
vector. Maximum cuuents need to be known for the design of the sinking diodes of the BICS.
Since the OUT has to be split in two parts with matching transients, detennination of currents
dictate the best optimal split.
Many techniques exists for CUlTent and delay estimation [42-45]. In [42] a survey of
power estimation techniques is presented. Some techniques require knowledge of input
vectors and some do not. One based on probability waveforms is Crest. Crest assigns a
probability to every node based on the node being high or low. This is velY similar to
assigning values of controllability and observability to each node. These values al'e then llsed
to estimate the CUlTent pulse and delay.
In [44-45] each individual gate is turned into an equivalent invelter. Rules apply for
collapsing a gate into an inverter for different series and parallel combinations of transistors.
All parasitic capacitances are lumped in the model and the charging positive maximum,
discharging positive maximum, and discharging negative maximum are found. This seems to
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be the best method. A speed improvement. for delay and maximum Cllll'ent approach 4 orders
of magnitude over HSPICE and 3 orders of magnitude for CUlTent waveform estimation. The
accuracy is within 10 and 12% [44]. After these equivalent inverters are delived from gates,
delay estimation is achieved by governing rules. These are based on input u'unsition times.
input delay times and effective width calculation. Whatever method is used, it must be
accurate and computational fast.
5.2 IDDq Estimation
The Iooq is composed of junction and leakage currents. A technique to find its
magnitude is explained [46]. The amount of reverse biased junction leakage currents is
proportional to the area of all reversed p-n junctions (well-sub, drain/source - well) in the
circuit. The drain/source component to IDoq can be estimated below:
1. Compute the relationship between the drain leakage current and drain area
2. Determine actual value using test structure.
3. Compute the total cun'ent using the formula below:
~is the area per micron saturation current; M is the number of drain regions; Wiis the width;
~ is the length of the drain; and Xj is the junction depth. The same procedure can be used for
determining the well junction leakage currents. The subthreshold leakage cunent is small.
However, if charge is present in the gate oxide the subthrehold cun'ent may become an




After estimating the IDDq predicted level, partitioning ,can be employed as to not
exceed a certain magnitude. In a ideal differential BIeS these currents should cancel.
However, if a significant leakage CUlTent mismatch occurs an extra reference CU1Tent on the










The QTkG (Quality Test Action Group) was formed at the 1993 International Test
Conference. It was created to define a standard for off-chip IODQ monitoring on test fixtures
in a production environment. New developments in the proposal for the standard can be found
in [56-63]. Recent off-chip current sensors(64-65] can be integrated with the standard. The
goals set out by QTAG are given below[62]:
1. A definition ofa "minimal pin" configuration for a monitor whose specific design may
differ for any manufacturer. That such a monitor allows any digital test system to drive
and receive information appropliate for IODQlIsSQ testing.
2. A defined pin configuration that requires packaging in a minimal number of package
types to cover most application needs.
3. A standard ATE interlace defmition and physical size that allows all common test
fixtures to be used: DUT board, probe-card and contactors.
4. A standard that defines both VDO and Vss line monitor configurations.
5. A standard that would recommend or define multiple monitors and power pin
configurations.
6. Definition of a Monitor Description Format (MDF) that would allow different monitor
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implementations to easily be driven by ATE hardware and softwa.re.
7. A standard that allows tester selection of a variable InD<fIsSQ threshold.
8. A standat1~d that allows mbust physical coosnuction and reliable operation in a stressful
ESD environment








Figure 7.1 QTAG Monitor on a Probe Card [56]
Four different types of monitors are proposed: 1) A threshold monitor with a low pin count
and a pass fail output, 2) A measurement monitor which beside a pass fail output can provide
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a digital value for an analog IoDQ, 3) An analog monitor which beside a pass fail output
returns an analog voltage derived from the IDDQ , 4) A modeless monitor which is not part of
the QTAG standard. It uses a analog pin to set the IDoQ threshold instead of the serial
intelface. There is both little foot and Big foot monitors. The little foot is an 8 pin monitor
with pin desc!iptions below: [63]
1) VDD_MON Pin - This is the Vdd supply for the QTAG IODQ Monitor.
2) VSS Pin - This is the Vss supply for the QTAG [DDQ Monitor.
3) VDD_PSU Pin - This is the VDD from the tester which needs to be applied to the DUT.
4) VOD_DDT -Pin - This is the VDO output of the OTAG Monitor to the OUT.
5) MODE Pin - The mode pin is used to switch between the control and monitor modes of
the QTAG monitor. Control Mode is used to configure the QTAG monitor and
monitor mode is used to measure the quiescent CUlTent values.
6) CLK Pin - In control mode, the !ising edge of the CLK signal is used to clock serial data
in and out of the OTAG Monitor. In monitor mode, the rising edge of the CLK signal
is used to indicate a measurement should be made.
7) DI Pin - In Control Mode, this pin is used to load serial data. In Monitor Mode, this pin
is used to read the quiescentcUtTent measmement result which is present at the DO
output pin of the previous monitor in the chain.
8) DO Pin - In Control Mode, this pin is used to read out serial data. In Monitor Mode, this
pin its used to feed the result ofthe quiescent CUtTent measurement back to the tester.
The monitors must be designed to cope with transient currents in the ampere range. These
transients must pass through the monitor without introducing large voltage drops.
Besides the test monitor location. type, and pin specifications the standard deals with
comn.1ands, Monitor Description format, and other issues. For an in-depth discussion of these
topics consult [55-65]. When completed the standard will resemble the Boundary Scan
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standard[66] in the sense that its pin count, mode of operation, and intedacing win be
described and deviating from that wiD not be supported by the standard. Another similarity
is that Boundary Scan has it own VHDL based language [671 and the IooQ standard is
developing one [57].
Current Profiling and the BICS developed in this thesis can be used with the standard.
With modification the BICS can become a little foot sensor. Since it is differential, two chips
will have to be tested in parallel or on chip will have to be tested against a simulated reference
current. Using Cunent P1'OfIling with the standard can turn a threshold monitor into a




Future Direction and Conclusions
8.1 Future Testing Methodologies
Since testing is fabrication and layout dliven, it should proceed as follows; With any
new prooess, !FA should be employed. From this, defect models should be constructed. Test
set generation should then be geared to detect these defects and real metrics should be used
when discussing the test set coverage. IDDq is almost necessary since traditional voltage
methods can not detect a majority ofCMOS defects. Even though at present date, IDDq is only
being investigated in the testing environment at Motorola[68], it needs to be employed.
When the QTAG standard is firuilized on-chip CWTent sensors win probably be phased
Ollt. This reason being, the area and pin count overhead are not economic in a consumer
electronics market [64]. However, the Built-in current sensor proposed in this thesis. with
modification, can be made into a QTAG IDDQ monitor. Current profiling can easily be
integrated with the standard, and has melit as a mixed-mode defect detection solution. In
mixed-mode Ie's, in which both analog and digital circuits are found on the same chip, the
only way to InDq test the chip is pOltioning. H current profiling is allowed from transient to
steady state the power supply signature will allow a judgement to be made about the chip's
defects. This idea of power supply signature .analysis has been researched previously [69-73J,
In this method the power supply is ramped and the current drawn fmm the supply is
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monitored and a signature is created. The benefits of this is that analog, digital, and mixed
mode circuits can be tested, no area or pin count overhead is necessary, and only one test
vector is applied. The problem is that in large circuits small current deviation caused by some
defects may get masked. However, this method should be further researched and integrated
with the QTAG Standard.
8.2 Conclusions
This thesis has developed a test environment for CMOS integrated circuits. The
environment includes fabrication extraction of defects, defect modeling, 1oo,! testing, and test
pattern generation. A built-in current sensor was proposed which exhibits simulated test
speeds over previous BICS. Current profiling was presented and was shown to increase test
speeds. Sinoe the BICS is timed and dependent on the DUT split circuits, a method to
estimate delay and currents was explained.
Future research on topics in this thesis should include: 1) The fabricated HICS, 2) The
modifications and problems of Current profiling on a fabIicated chip, 3) Test Pattern
generation with the defect models presented, 4) Integrating Current Profiling or Power
Supply Ramping with the QTAG Standard.
48
r
- - ~-- - -_._-
REFERENCES
1. Davidson, Scott. "ls Iddq Yield Loss Inevitable." International Test Conference.
pp. 572-579, 1994.
2. ROl:hit. Rajsuman, Iddq Testing/f)}' CMOS VLSI. Artech House. Boston. MA.
3. Burgess. R, Nagaraj, P. Waseq,N. "Boundary Scan 011 a VLSI Design
Environment." to be published in the Fan issue of IEEE Po,;;mh,Jls
4. Baker, Keith & Verheist, Bas. "Iddq testing because "Zero defects i~Il't enough" :
A Philips Pem·spective." International Test COI~fl'rel1ce. PP. 253-254. 1990.
5. Hcmming, L.K.. Soden, J.M. , Fritzemeier, R.R., Hawkins, c.F. "Measurement" of
quiescent powe~' supply current for CMOS Ie's in production testing."
International Test Conference, pp. 300-309, 1987.
6. Soden, J., Hawkins, C., Gulati, R., Mao, W. "Iddq Testing: A review." Journal of
Electronic Testing: Theory and Applications. VoL 3, No.4~ pp.5-16,
Dec. 1992
7. Maly, Wojciech, "Current Testing." International Test Conference, pp. 257, 1990.
8. Nigh, P. & Maly, W. "A self-testing ALU using built-in current sensing." Custom
Integrated Circuits Conference, pp.22.1.1-22.1.4, 1989.
9. Weste, N., Eshraghian, K. Principles afCMOS VLSI Design: A Systems
Perspective. Addison-Wesley, Reading, MA. 1993.
10. Hawkins, c., Soden, J.,Fritzemeier, R., Horning. L. "Quiescent Power Supply
Current Measurement for CMOS IC Defect Detection." IEEE trans.
on Industrial Electronics. vo1.36, No.2, pp. 211-21R, May 1989.
11. Menon, S., Malaiya, Y., Jayasumana, A., Tong, C. "The effect of Built-in Current
Sensors on operational and test perfonnance." 7th lntemational
Conference 011 VLSI Design, pp.187-190. Jan. 1994.
12. Waclsack. R. "Fault modeling and logic simulation of CMOS and MOS integrated
circuits." Bell System Tech. J., VoL 57, pp.I449-1474, May-June 1978.
13. Rodriguez-Montanes,R., Segura,J.,Cbampac,V., Figueras,J.,Rubio,J. "Current
VS. Logic Testing of Gate Oxide short, Floating Gate, and Bridging















Champac, V., Rubio, A., Figueras, 1 "Electrical Model of Floating Gate Defect
in CMOS IC's: Implications on Iddq Testing." IEEE trans. on CAD,
Vol. 13, No.3, March 1994.
Shen, J., Maly, W., Ferguson, F. "Inductive Fault Analysis of MQS Integrated
Circuits." IEEE Design and Test,pp. 13-26, Dec. 1985. ~
Hawkins, C. & Soden, J. "Electrical Characteristics and Testing Considerations for
Gate Oxide Shot15 in CMOS IC's." Interna#onal Test COI~ference,
pp. 544 - 555, 1985.
Syrzycki, Marek. "Modeling of Gate Oxide Shorts in MOS Transistors." IEEE
trans. on Computer Aided-Design, Vol. 8, No.3. pp.l93-202. 19R9.
Soden, 1. & Hawkins, C. "Test Considerations for Gate Oxide Shorts in CMOS
IC's." IEEE Design and Test, pp. 56 -64, Aug. 19&6.
Soden, 1., Treece, R, Taylor, M., Hawkins, C. "CMOS IC Stuck-Open Fault
Electrical Effects and Design Considerations." International Test
Conference, pp.423-430, 1989.
Henderson~ C. " The Behavior of Open Circuits in CMOS VLSI Applications"
MS Thesis, University of New Mexico, 1990.
Henderson, C., Soden, J. Hawkins. "The Behavior and Testing Implications
of CMOS IC Logic Gate Open Circuits," International Test Conference.
pp.302-3LO, 1991.
Vierhaus, H., Meyer, W.,Glaser, U. "CMOS Blidges and Resistive Transistor
Faults." International Test Conference, pp.83-90, 1993.
Lee, K. & Breuer, M. "Design and Test Rules for CMOS Circuits to Faciliate lddq
Testing of Bridging Faults." IEEE Trans. on Computer-AidNI Desi/?11- Vol.
11, No.5, pp. 659-670, May 1992.
Maly, W. & Patyra, M. "Built-in Current Testing." IEEE Journal ofSolid State,
Vol. 27, No.3, pp. 425-428, March 1992.
Nigh, P. & Maly, W. "A self-testing ALU using built-in current sensing."
IEEE Custom Integrated Circuits Conference, pp.22.1.1 - 22.1.4, 1989.
Shen, T., Daly, J., Lo, 1. "A 2-ns Detecting time, 2um CMOS Built-in Current
Sensing Circuit." IEEE Journal ofSolid State, Vol. 28, No.1, Jan. 1993
50
pp.72-77.
27. Shen, T. "On chip CUtTent sensing for CMOS selftesting integrated circuits." MS
Thesis, University of Rhode Island, 1991.
2~L Hsue, C. & Lin, C. "BuHt-In CUlTent sensor for IDDQ Test in CMOS."
International Test Conference, pp. 635-641, 1993.
29. Hurst, J. "High Speed Built-In Current Sensors for IDDQ Testing." MS Thesis.
University of Auburn, 1994.
30. Singh, A & Hurst, 1. "Incorporating JDDQ testing in BIST: Improved Coverage
through Test Diversity." VLSI Test Sym, pp. 374-379, 1994.
31. Brown, N. & McLeod, R. "Built-In Current Mode Circuits for Iddq Monitoring."
IEEE Custom Integrated Circuits Conference, pp.30.6.1 - 30.6.4, 1993.
32. Miura, Y. & Kinoshita, K. "Circuit Design for Built-In Current Testing."
Intemational Test Conference, pp. 873-881, 1992.
33. Rubio, A, Figueras., J., Segura, J. "Quiescent Current Sensor Circuits in Digital
VLSI CMOS Tesitng." Electronics Letters, Vol. 26, No.5, 19th July 1990.
34. Segura, 1., Roca, M. Mateo, D. Rubio, A. "Built-in dynamic current sensor circuit
for digital VLSI CMOS testing." Electronics Letters, Vol. 30, No. 20, 29th
Sept. 1994.
35. Lu, P., Wu, C., Tsai, M. "TIle Design of Fully Differential CMOS Operational
Amplifiers without Extra Common-Molle Feedback Circuits." Analog
Integrated Circuits and Signal Processing 4, 173-186, 1993.
36. Blalock, N & Jaeger, R. "A High-speed Clamped Bit-Line Current Mode Sense
Amplifier." IEEE Journal ofSolid State, Vol. 26, No.4, Apr. 1991,
pp. 542-548.
37. Lee-Sup, K., Cline, R., Dutton, R. "Metastability of CMOS Latch/Flip-Flop."
IEEE Custom Integrated Circuits Conference, pp. 26.3.1 - 26.3.4,1989.
38. Van Noije, W., Liu, T., Navarro, 1. "Metastabilty Behavior of Mismatched CMOS
Flip-Flops Using State Diagram Analysis." IEEE Custom Integrated
Circu;ts Conference, pp. 27.7.1 - 27.7.4,1993.
39. Laker, K. & Sansen,. W. Design and Analysis ofAnalog Integrated Circuits
51
and Systems. McGraw-Hill, New York, 1994.
40. Ismail, M .. & Fiez, T. Analog VISl: Signal and Information Processing, McGraw-
Hill, New York, 1994.
41. McNutt, M., LeMarquis, S. Donkley, J. "Systematic Capacitance Matching Errors
and COlTective Layout Procedures." IEEE Journal ofSolid State, Vol. 29,
No.5, pp. 611-616, May 1994.
42. Najm, F. "A Smvey of Power Estimation Techniques in VLSI Circuits." IEEE
trans. on VLSI Systems. Vo1.2, No.4, pp. 446-455, Dec. 1994.
43. Lishi, A & Rumin, N. "Inverter Models of CMOS Gates for Supply Current and
Delay Evaluation." IEEE trans. on CAD, Vol. 13 No. 10, pp.1271-1279,
Oct. 1994.
44. Lishi, A. Delay and Current Evaluation in CMOS Circuits, Ph.d. thesis, McGill
University - Montreal, May 1993.
45. Jagau, U. "SIMCulTent - An Effiecient Program for the Estimation of the Current
Flow of Complex CMOS Circuits." Proc. ICCAD, pp.396-399, 1990.
46. Maly, W. & Patyra, M. "Design of Ie's Applying Built-In Cun'ent Testing.",
JE1TA, pp. 397-406, Dec. 1992.
47. Ferguson, F. Taylor, M. LatTabee, T. "Testing for Parametric Faults in Static
CMOS Circuits." International Test Conference, pp. 436-443, 1990.
48. Mao., W. & Gulati, R"Quietest: a methodology for selecting IODq test
vectors." JE1TA, Vol. 3, pp.349-357, Nov. 1992.
49. Fritzemeier,R. Soden, J. Treece, R. Hawkins,C. "Increased CMOS IC Stuck-at
Fault Coverage with Reduced IDDq Test Sets." International Test
Conference, pp. 427-435, 1990.
50. Nigh, P & Maly, W. "Test Generation for Current Testing." IEEE Design and
Test ofComputers, pp. 26-38, Feb. 1990.
51. Hawkins,. C., Soden, 1., Righter, A., Ferguson, F. "Defect Classes - An overdue
Paradigm for CMOS IC Testing." International Test Conference,
pp. 413-425, 1994.
52. Fritzemeier, R Hawkins, C. Soden, J. "CMOS IC Fault Models, Physical Defect
52
Coverage, and IODq Testing." IEEE Custom Integrated Circuits
Conference, pp. 13.1.1 - 13.1.8, 1991.
53. Lauther, U. "An O(n log n) Algorithm for Boolean Mask Operations."
Design Automation Conference, pp. 555-562, 1981.
54. Ferguson, F & Lan'abee, T. "Test Patten Generation for Realistic Bridge Faults
in CMOS Ie's." International Test Conference, pp. 492-499, 1991.
55. Bruls, E., Arnout, G., Richardson, A. "A Practical defect Coverage Metric for
Digital CMOS." QTAG documentation in PS format available via
baker@prl.philips.nl.
56. Baker, K. "QTAG: A Standard for Test Fixture based IDo</IssQ Monitors. II
International Test Conference, pp. 194-202, 1994.
57. Baker, K.., Waayers, T., Verstraelen, M., Hales, A. "Plug & Play InoQ Monitoling
with QTAG." QTAG documentation in PS format available via
baker@prI.philips.n1.
58. Hales, A. 'fA Serially Addressable, Flexible Current Monitor for Test Fixture
Based IDD</IssQ Testing." International Test Conference, pp. 223-232,
1994.
59. Baker, K., Bratt, A, Richardson, A. & Welbers, A. "Developmnet of a Class I
QTAG Monitor." International Test Conference, pp. 213-222, 1994.
60. Baker, K. Bratt, A. Welbers, A "Provisonal Specification for IDUNA-2"
QTAG documentation in PS format available via baker@prJ.philips.nl.
61. Baker, K. "Requirements Specification for the QTAG Monitor Description Format
(MDF)" QTAG documentation in PS format available via
baker@prl.philips.nI.
62. Baker, K. "Philips Draft Proposal for a Quiescent CUlTent Monitor Standard
under QTAG." QTAG documentation in PS format available via
baker@pd.philips.nl.
63. Hales, A. "Texas Instruments Draft Proposal for the QTAG Off-Chip IDDQlISSQ
Monitor Standard." QTAG documentati.on in PS format available via
baker@prI.philips.
64. Manhaeve, H., Wrighton, P., Van Sas, J., Swelts, U. "An off-chip lDDq CUl1'ent
53
Measurement Unit for Telecommunication ASIC's." International
Test Conference, pp. 203- 212, 1994.
65. Wallquist, K., Righter, A., Hawkins, c., "A General Purpose IODQ Measurement
Circuit." International Test Conference, pp. 642-649, 1993.
66. IEEE Standard 1149.1-1993, "IEEE Standard Test Access POIt and Boundary
Scan Architecture", May 1990.
67. Parker, K. & Oresjo, S. "A Language for Desclibing Boundary Scan Devices."
International Test COllference, pp. 222-231, 1990.
68. Personal Commuication. Ed Flanagan. Probe Manager Motorola, Autsin, TX.
69. Somayajula, S., Sanshez-Sinencio, E., de Gyvaz, 1. "A Power Supply Ramping and
Cunent Measuremnet Based Technique for Analog Fault Diagnosis." VLSI
Test Symposium, pp. 234-239, 1994.
70. Hashizume, M.m Yamada, K., Tamesada, T., Kawakami, M. "Fault Detection of
Combinational Circuits Based on Supply CUlTent." International Test
Conference, pp. 374-380, 1988.
71. Frenzel, 1. & Marinos, P. "Power Supply CUITent Signature (PSCS) Analysis:
A New Approach to System Testing." International Test Conference
pp. 125-132, 1987.
72. Beasley, J., Ramamurthy, H., Ramirez-Angulo, 1., DeYong, M. "100 Pulse
Response Testing of Analog and Digital CMOS Circuits." International
Test Conference, pp. 626-634, 1993.
73. Frenzel, J. & Marinos, P. "A Comparison of Methods for Supply Current






Appendix A Cross Coupled Mirror Analysis
A.l Cross Coupled Mirrors Calculations
Figure Al shows the cross-coupled mirrors used as an active Il)' .1' tl d., .lu 111 le propose
BICS. The current equations are given below:
i=-g V+ VI' +VI>- /111 t:J (. (>11I2
-i=g -Yo - VO1//3 00 011I4
Solving for the transconductance yields:
Figure Al Cross-Coupled Mirror
A negative resistance will result if the above equation becomes negative. This can happen in




By adding a current source in parallel, the effective transconductance is reduced. The
differences in the transconductance equation contribute less of a negating effect. An
observation, found below, gives the allowable mismatch.
1 gm
%ofinismatch 2go
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